Skip to main content

Synchronous Paradigm in Embedded Systems

  1. Research Article

    Formal Methods for Scheduling of Latency-Insensitive Designs

    Latency-insensitive design (LID) theory was invented to deal with SoC timing closure issues, by allowing arbitrary fixed integer latencies on long global wires. Latencies are coped with using a resynchronization

    Julien Boucaron, Robert de Simone and Jean-Vivien Millo

    EURASIP Journal on Embedded Systems 2007 2007:039161

    Published on: 30 August 2007

  2. Research Article

    Removing Cycles in Esterel Programs

    Esterel belongs to the family of synchronous programming languages, which are affected by cyclic signal dependencies. This prohibits a static scheduling, limiting the choice of available compilation techniques...

    Jan Lukoschus and Reinhard von Hanxleden

    EURASIP Journal on Embedded Systems 2007 2007:048979

    Published on: 15 May 2007

  3. Research Article

    Code Generation in the Columbia Esterel Compiler

    The synchronous language Esterel provides deterministic concurrency by adopting a semantics in which threads march in step with a global clock and communicate in a very disciplined way. Its expressive power co...

    Stephen A Edwards and Jia Zeng

    EURASIP Journal on Embedded Systems 2007 2007:052651

    Published on: 27 February 2007