Skip to main content

Design Methods for DSP Systems

  1. Digital signal processing applications are specified with floating-point data types but they are usually implemented in embedded systems with fixed-point arithmetic to minimise cost and power consumption. Thus...

    Authors: Daniel Menard, Daniel Chillet and Olivier Sentieys
    Citation: EURASIP Journal on Advances in Signal Processing 2006 2006:096421
  2. Many digital signal processing algorithms are first developed in floating point and later converted into fixed point for digital hardware implementation. During this conversion, more than 50% of the design tim...

    Authors: Kyungtae Han and Brian L. Evans
    Citation: EURASIP Journal on Advances in Signal Processing 2006 2006:092849
  3. A new pipelined systolic array-based (PSA) architecture for matrix inversion is proposed. The pipelined systolic array (PSA) architecture is suitable for FPGA implementations as it efficiently uses available r...

    Authors: Abbas Bigdeli, Morteza Biglari-Abhari, Zoran Salcic and Yat Tin Lai
    Citation: EURASIP Journal on Advances in Signal Processing 2006 2006:089186
  4. Using the field-programmable gate array (FPGA) with embedded software-core processor and/or digital signal processor cores, we are able to construct a hardware kernel for measurement instruments, which can fit...

    Authors: Guo-Ruey Tsai and Min-Chuan Lin
    Citation: EURASIP Journal on Advances in Signal Processing 2006 2006:084340
  5. Multimode systems have emerged as an area- and power-efficient platform for implementing multiple timewise mutually exclusive digital signal processing (DSP) applications in a single hardware space. This paper...

    Authors: Vinu Vijay Kumar and John Lach
    Citation: EURASIP Journal on Advances in Signal Processing 2006 2006:079595
  6. This paper introduces a novel architecture for next-generation adaptive computing systems, which we term 3D-SoftChip. The 3D-SoftChip is a 3-dimensional (3D) vertically integrated adaptive computing system com...

    Authors: Chul Kim, Alex Rassau, Stefan Lachowicz, Mike Myung-Ok Lee and Kamran Eshraghian
    Citation: EURASIP Journal on Advances in Signal Processing 2006 2006:075032
  7. Future generations of mobile phones, including advanced video and digital communication layers, represent a great challenge in terms of real-time embedded systems. Programmable multicomponent architectures can...

    Authors: M. Raulet, F. Urban, J.-F. Nezan, C. Moy, O. Deforges and Y. Sorel
    Citation: EURASIP Journal on Advances in Signal Processing 2006 2006:064369
  8. Multiple-clock-cycle implementation (MCI) of a flexible system for time-frequency (TF) signal analysis is presented. Some very important and frequently used time-frequency distributions (TFDs) can be realized ...

    Authors: Veselin N. Ivanović, Radovan Stojanović and L Jubivša Stanković
    Citation: EURASIP Journal on Advances in Signal Processing 2006 2006:060613
  9. The VLSI architecture targeted on FPGAs of a multiuser detector based on a cascade of adaptive filters for asynchronous WCDMA systems is presented. The algorithm is briefly described. This paper focuses mainly...

    Authors: Quoc-Thai Ho, Daniel Massicotte and Adel-Omar Dahmane
    Citation: EURASIP Journal on Advances in Signal Processing 2006 2006:052919
  10. This paper presents an architecture that combines VLIW (very long instruction word) processing with the capability to introduce application-specific customized instructions and highly parallel combinational ha...

    Authors: Raymond R. Hoare, Alex K. Jones, Dara Kusic, Joshua Fazekas, John Foster, Shenchih Tung and Michael McCloud
    Citation: EURASIP Journal on Advances in Signal Processing 2006 2006:046472
  11. The extremely dynamic and competitive nature of the wireless communication systems market demands ever shorter times to market for new products. Virtual prototyping has emerged as one of the most promising tec...

    Authors: P Belanović, B Knerr, M Holzer and M Rupp
    Citation: EURASIP Journal on Advances in Signal Processing 2006 2006:032408
  12. We propose an efficient IP-block-based design environment for high-throughput VLSI systems. The flow generates SystemC register-transfer-level (RTL) architecture, starting from a Matlab functional model descri...

    Authors: Nacer-Eddine Zergainoh, Ludovic Tambour, Pascal Urard and Ahmed Amine Jerraya
    Citation: EURASIP Journal on Advances in Signal Processing 2006 2006:028636